Abstract-Bionic implants for the deaf require wide-dynamicrange low-power microphone preamplifiers with good wide-band rejection of the supply noise. Widely used low-cost implementations of such preamplifiers typically use the buffered voltage output of an electret capacitor with a built-in JFET source follower. We describe a design in which the JFET microphone buffer's output current, rather than its output voltage, is transduced via a sense-amplifier topology allowing good in-band power-supply rejection. The design employs a low-frequency feedback loop to subtract the dc bias current of the microphone and prevent it from causing saturation. Wide-band power-supply rejection is achieved by integrating a novel filter on all current-source biasing. Our design exhibits 80 dB of dynamic range with less than 5 V rms of input noise while operating from a 2.8 V supply.
I. INTRODUCTION

H
EARING impairment affects almost 10% of individuals in the industrialized world [1] . Individuals with profound deafness are in need of cochlear implants to listen to everyday sounds. Modern bionic implants are designed to fit neatly behind the ear, requiring small low-power wide-dynamic-range front-ends with a minimum of external components and good power-supply rejection. The microphone preamplifiers discussed in this paper address the needs of such systems.
The presence of wide-band clock and telemetry signals in hearing instruments indicates the need for superb power-supply rejection in-band as well as at high frequencies. A fully analog hearing instrument must exhibit good power-supply rejection properties in all of its stages prior to rectification. Hearing instruments based on digital signal processing must also have good power-supply rejection in the analog front-end to ensure that the analog-to-digital (A/D) converter is not exposed to aliasing and distortion errors caused by high-frequency supply noise.
Wide dynamic range is needed to meet patient needs in noisy environments [2] , [3] . Hearing instruments are typically limited to 83 dB of input dynamic range by available microphone technology. That is, peak signals of 110 dBSPL and a microphone noise floor of 27 dBSPL make most hearing tasks possible. In previous designs, high performance, low-power operation, and power-supply rejection have required a custom external electret structure [4] - [7] . In this paper, we show how to obtain high-performance specifications with ubiquitous noncustom JFET-buffered microphones.
The organization of this paper is as follows. In Section II, we discuss subminiature microphones. In Section III, we discuss our sense-amplifier topology and its anticipated benefits. In Section IV, we discuss designs based on the sense-amplifier approach. In Section V, we discuss experimental results. In Section VI, we conclude by summarizing the main contributions of this paper.
II. MICROPHONES FOR BIONIC IMPLANTS
Subminiature microphones for cochlear implants are typically self-biased MOS devices buffering the voltage from a moving electret capacitor. The output from the buffer is taken at the source of the MOS device, providing a relatively low-impedance voltage output. Fig. 1(a) illustrates the basic microphone circuit showing a depletion-mode MOSFET as the buffer device.
Many manufacturers employ such a self-biased structure to obtain insensitivity to the drain supply voltage . The presence of finite output resistance, however, can make the effect of supply noise on the output signal quite pronounced. This problem can be quite serious as many high-frequency signals are present in the implant environment including carriers for power transfer and communications. Feedthrough of high-frequency carriers is problematic when nonlinear elements rectify this content to in-band signal frequencies. Fig. 1(b) shows a small-signal model of the self-biased buffer structure indicating the output resistance of the MOS device as well as its transconductance . The block diagram in Fig. 2 , constructed from the small-signal diagram of Fig. 1(b) , shows the contributing mechanisms for power-supply feedthrough. The output conductance and gate capacitances contribute to power-supply tones at . Since the gain of the buffer stage to the transduced electret voltage approaches unity, the power-supply rejection ratio (PSRR) of this topology is simply the inverse of the feedthrough function. Assuming is grounded, the short-circuit current measured at is due to feedthrough from drain-to-source conductance , direct capacitive feedthrough, and capacitive-divider and JFET transconductance interaction. These three terms determine , as shown in Fig. 2 impedance measured at with and grounded is given by the feedforward block, if we ignore the term of the dependent source. Including the term of the dependent source adds a feedback block from the output with gain as shown in Fig. 2 . Combining all these effects and using Black's formula for feedback loops, we get (1) where . In many cases, a large FET structure, used to get low-noise operation, results in a large gate-to-drain capacitance. As (1) shows, the large gate-todrain capacitance results in capacitive feedthrough of the supply to the output, directly and via the generator. The challenge of designing high-PSRR front-ends without redesigning the internal structure of modern subminiature microphones requires thorough design efforts. While some designs do away with the FET buffer [5] , it is clear that this design choice requires manufacturing modifications which are not available to low-cost producers. In this paper, we describe designs for supply voltages of 2.8 V. This supply voltage is common for cochlear implants while hearing aids typically operate at lower supply voltages of 1-1.5 V.
The microphone used for this work, a Knowles FG-3329A, has an operating drain voltage range of 0.9-1.6 V and draws 15-30 A from the supply. The source resistance, , was measured to be 20 k . Internal gate-to-source and gate-to-drain capacitances were found to be roughly, 160 and 120 pF, respectively, while measurements of the capacitance at the gate node, including the electret, yield nF. The measured power-supply rejection was 22 dB. The total noise from 100 Hz to 10 kHz is less than 4 V at the output node .
III. SENSE-AMPLIFIER TOPOLOGY
A conceptual solution to supply rejection problems is shown in Fig. 3 . A self-biased microphone structure can be configured as the input to a sense amplifier allowing voltage regulation of the drain node. Essentially, we sense the current from the microphone, rather than its voltage, and convert this current to an output voltage through . The larger the value of , the larger the sensitivity of the output to sound. Traditional inverting-configuration voltage amplifiers amplify their noise because of input impedance at the inverting node. The sense amplifier avoids this condition by using current directly from the microphone and maintaining high impedance at the inverting node. Front-end gain or sensitivity can be programmed by selecting the feedback impedance . The gain matching of this topology is determined by the relative matching of the in-built FG-3329 source resistor and our feedback resistor . Our experiments indicate that such matching is quite good across several microphones to within 5%.
More generally, the feedback resistor can be replaced by a two-port network, , whose current at the input side and at the output side is a linear function of the voltages at the input and output sides. Since the microphone buffer current is comprised of a large dc component , the output linear range of the operational amplifier in the sense amplifier is degraded by the voltage drop, . To make high gain possible while preserving linear range, we introduce a split-frequency feedback topology that is not subject to this tradeoff.
As the microphone bias current only changes slowly with time, a slow feedback loop can be set up to subtract the dc bias current of the microphone without affecting the normal ac operation of the sense amplifier. The slow loop then ensures that there is no sensing of the dc current from the microphone while the normal fast sense-amplifier loop transduces the ac current from the microphone into an output ac voltage. Using active feedback avoids having to use a large capacitor to decouple the dc operation of the microphone drain node. Fig. 4 shows how this approach retains the benefit of our current-mode scheme. Fig. 4 shows that by driving the dc drop across the sense-amplifier resistor to zero with feedback, we can subtract the bias current of the microphone and prevent it from causing saturation effects in the operational amplifier. The cancellation of the dc output current can be imperfect without seriously degrading performance. A feedback block diagram indicating both low-frequency and high-frequency loops in Fig. 4 is shown in Fig. 5 . Because the low-frequency loop can be made arbitrarily slow, its dynamics can be designed so as to not interfere with the high-frequency loop stability. Stabilizing the overall system can then be done without considerations for the performance of the low-frequency biasing loop. It is worth noting that microphone response to unwanted low-frequency vibrations can be reduced through selection of the dynamics of the low-frequency loop.
An additional advantage of this approach lies in the flexibility it affords in the choice of feedback elements. If frequency-dependent feedback is to be used, it is no longer required to carry appreciable dc current. If high-pass filtering is desired, as in pre-emphasis filters, a two-port network can be used.
IV. POWER-SUPPLY REJECTION
For obvious reasons, rejection of power-supply noise is a major design constraint for low-noise systems. A variety of nonideal properties of signal processing systems can contribute to signal degradation. In an all-analog signal processor, rectification and distortion can increase in-band noise drastically through mixing of high-frequency power-supply noise [8] . In digital implementations, power-supply noise picked up at the front-end can result in extensive aliasing in the A/D output. Both of these effects indicate the need for broad-band power-supply rejection in the front-end system. While in-band power-supply rejection typically is achieved by employing high-gain feedback, as in our sense-amplifier topology, such feedback only helps when the power-supply noise is modeled as an output disturbance that the feedback attenuates. Indeed, past the closed-loop crossover frequency , noise from the supply is contributed with little attenuation. From this perspective, it is critically important to implement filters to limit the total amount of power-supply noise accumulated in the out-of-band region.
Since in-band power-supply rejection is accomplished with high-gain feedback which we have already implemented with the sense-amplifier topology, we will focus on filtering of high-frequency supply noise. Several strategies to achieve better noise filtering can be considered. First, we can filter the supply directly, loading the entire supply network with passive elements. Most filters of this type can be implemented with inductors. Typically, these inductors are prohibitively large for operation at the frequencies of interest and resistive-and-capacitive filters need to be employed. The dc drop produced in resistive-and-capacitive filters can be minimized by using small resistors. Low cutoff frequencies demand a correspondingly larger capacitor, making the filter unsuitable for a small-size solution.
Filtering of high-frequency noise at the output of the analog gain stage, before the A/D conversion, is not without challenges as well. Since the output signal of this stage has been given sufficient gain to drive the full-scale input range of the A/D processing system, it is a significant fraction of the supply range. A filter at this stage would require wide dynamic range to handle the large output signals.
Our approach to power-supply filtering is shown in Fig. 6(a) , which illustrates how we build a supply-bypassing current source. The bias device is biased through the large impedance , forming a low-pass filter with the gate-source capacitor . We implement the element with two parallel diodes with opposite polarity. Our strategy yields a dc current source with little response to changes in its source voltage [9] .
We will now explain how the power-supply filtering is obtained. Fig. 7 outlines a block diagram showing a small signal representation of the bias device . Effectively, the whole device may be replaced by a small-signal conductance of value given by
As and is small, (8) can be approximated as (9) The drain capacitances of the bias device, and , limit the isolation of output current from variations in the supply voltage . The gate-to-drain capacitance limits the real output impedance of the device by dominating the contribution to over the term in (8) . Both the gate-to-drain and the bulk-to-drain capacitances contribute to high-frequency feedthrough as the last term in (8) and (9) . Making the gate-to-source capacitance artificially large with an explicit capacitor will help to attenuate the first feedthrough term in the right-hand side of (9). To provide additional filtering, a second device in parallel with a filter capacitor can be used to obtain low-pass filtering at the intermediate node .
The overall filter characteristic for the output current can be approximated from (9) and Fig. 6(b) . Ignoring the large output resistance and the drain capacitances and , and approximating for and as having purely resistive components, we get (10) (11) We find the admittance from the supply is (12)
The low-pass filtering effect of the bypass capacitor is clear in (12) . If the parasitic drain capacitances of both devices are included as (assuming in Fig. 7) , a limit to the maximum supply rejection is observed from computing the overall supply coupling (13) Two zeros result from the feedthrough caused by the drain capacitances. The pole arises from the high-impedance bypass node produced by both p-devices. By choosing to be larger than the parasitic drain capacitances, the pole can be made to dominate at lower frequencies, reducing the supply sensitivity at the high-impedance node, in Fig. 6 . At frequencies higher than the corner frequency of this filter, the source voltage at the bypass capacitor has limited attenuation from the supply (14) Consequently, it is desirable to make the bypass capacitance as large as possible to ensure the best filtering at high-frequencies. Due to the presence of a second saturation-region device in the current source of Fig. 6 , its available output voltage range is reduced by our technique. However, supply rejection up to frequencies present in the digital or telemetry system can be achieved if the system supply voltage is not prohibitively low, making our design choice worthwhile. On our 2.8-V power supply, we were able to obtain good power-supply rejection without losing headroom, as our experiments in Section V show.
V. EXPERIMENTAL RESULTS
Our pre-amplifier and microphone circuitry were fabricated on MOSIS AMI's 1.5-m SCMOS process. Fig. 8 indicates the two-stage topology of the operational amplifier and the overall pre-amplifier circuit. A 2.8-V supply provided power for the circuits and a Knowles Electronics FG-3329 microphone was used. Fig. 8 also shows the resistive feedback and supply decoupling structures in the drain circuits. The use of supply filters in all supply biasing was found to be critical for high-frequency rejection performance. The pMOS input stage is comprised of differential-pair transistors and , current-mirror transistors and , and supply-decoupling current-source devices and . Three such current sources are shown. Transistors and bias the microphone buffer and sense node. The output of the first stage drives in the second output stage. Bypass capacitors were shunted to ground, although another quiet reference could be used. Fig. 9 shows a die micrograph of the circuits.
The input stage of the operational amplifier was biased at 6 A. The input devices were chosen to obtain a noise corner near 100 Hz. Compensation of the two-stage amplifier was done with the most robust parasitic conditions in mind-the microphone and auxiliary inputs present capacitive loads to the sense node, deteriorating the phase margin of the closed loop. Biasing of the second stage was done to ensure load-drive capability for subsequent stages-typically, 100 pF. Total power con- sumption for the two-stage amplifier was 34 W. The feedback n-OTA was biased with 1-3 nA while the high-frequency feedback element was chosen around 300 k . The microphone operates at approximately 20 A, adding almost 60 W to the power consumption. Total power consumption was measured at 94 W. To provide the reference voltage, an off-chip reference was used. The voltage reference may be constructed on-chip with a power consumption less than 1 W with standard bandgap reference techniques and more than 60-80-dB PSRR. However, the data shown in this paper were obtained with an off-chip reference.
A. Gain
The top curve in Fig. 10 shows the acoustic gain referenced to the in-band microphone-buffer sensitivity. The FG-3329 has an in-band sensitivity of 17 mV per Pascal at the output in Fig. 3 . Thus, in the top curve of Fig. 10 , a gain of 20 dB corresponds to 170 mV/pascal. The measured gain was calibrated with respect to a reference microphone in an anechoic environment. The reference microphone and acoustic environment were calibrated Bruel & Kjaer 4232/4188 systems. At frequencies above 10 kHz, the flatness of the reference microphone degraded. Consequently, the gain calibration exhibits peaks and troughs at high frequencies.
B. Power-Supply Rejection
The PSRR for our system is the ratio of the voltage gain from to with respect to the voltage gain from to in Fig. 3 . Note that is not explicitly shown in Fig. 3 but is used to power the operational amplifier. The voltage gain from the supply to the output is the sensitivity of the system to supply variations and is shown as the bottom curves of Fig. 10 . The top curve of Fig. 10 is the voltage gain from to for the inband audio frequencies. Thus, the PSRR in decibels may be directly read off as the difference between the top and bottom curves of Fig. 10 for various values of . At 300 Hz, 90 dB of PSRR is observed, and at 8 kHz, 50 dB of PSRR is observed. Near 10 kHz, the injection of supply noise current excites second-order dynamic behavior in the overall sense amplifier, producing a peaking effect.
To ensure that supply filtering is occurring properly, feedthrough data were taken up to 26 MHz. This high-frequency rejection data is shown in Fig. 11 . As expected, feedthrough effects flatten out at frequencies higher than the dynamics of the supply filter, indicating that the bypass capacitance is dominating the voltage attenuation at the high-impedance filter nodes. Varying the bypass capacitance changes the attenuation ratio directly, as shown in Fig. 12 . The key factor to note is that potential clock and telemetry frequencies, i.e., greater than 2 MHz, are reasonably attenuated even with small capacitances, i.e., with of 100 pF. A rough estimate of the parasitic drain capacitance contributing to feedthrough is estimated at 28 fF. Beyond bypass capacitances of 500 pF, the coupling to the output does not decrease significantly. This result arises from a static protection resistor built into our chip's pads that limited attenuation. Fig. 13 indicates the noise performance of the front-end with and without the microphone contribution. The lower trace indicates output noise while the microphone is off. While the microphone is on, the upper trace is obtained. This confirms that the overall noise performance is not limited by the operational amplifier but by the microphone and low-frequency biasing network. The low-frequency feedback network was designed to provide little noise contribution to the sense node. In addition, we confirmed that the output noise of the overall preamplifier was dominated by the amplified noise of the JFET buffer output. Total output noise is 52 V from 100 Hz to 10 kHz. Referred to the microphone-buffer output/input, this yields an input-referred total noise of 5 V from 100 Hz to 10 kHz. An auxiliary voltage-mode input to the sense amplifier can be added by sourcing voltage to the sense node through a resistor . Noise in the presence of this auxiliary channel was also measured. For a voltage-voltage gain of 20 dB, the total output noise is 48 V from 100 Hz to 10 kHz for an of 30 k . Referred to the microphone-buffer output/input, this noise yields an input-referred total noise of 4.8 V from 100 Hz to 10 kHz.
C. Noise Performance
D. Linear Range
The output voltage linear range was limited by the power-supply rejection networks. A total harmonic distortion metric of 1% was chosen for best audio performance. A maximum output signal amplitude of 530 mV was obtained for 100-Hz-to-3-kHz operation with less than 1% distortion. Above 3 kHz, second-order distortion due to feedthrough in the low-frequency bias loop was observed. In Figs. 14 and 15, the transition between the well-behaved distortion characteristics and high-frequency effects are shown. 
VI. CONCLUSION
Cochlear implants with telemetry and mixed-signal processing require versatile low-power and broad-band supply-resilient transduction for input signals. Our 94-W 80-dB current-mode sense-amplifier topology addresses these needs by implementing pre-emphasis filtering and dc-biasing control, and achieving an in-band supply rejection of 50-90 dB. A simple power-supply filtering network makes broad-band supply-independent operation possible well into the range of tens of megahertz. Our topology is useful for pre-amplifying sound from buffered electret microphones that are widely used in cochlear implants.
